

EL 56304819

EL 369520905

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

* * * * *

Semiconductor Processing Method And Field Effect
Transistor

* * * * *

INVENTOR

Salman Akram
Akram Ditali

ATTORNEY'S DOCKET NO. MI22-695

66740-226260

1 SEMICONDUCTOR PROCESSING METHOD AND FIELD EFFECT
2 TRANSISTOR

3 TECHNICAL FIELD

4 This invention relates to methods of forming transistor gates and
5 to transistor constructions.

6
7
8 BACKGROUND OF THE INVENTION

9 As transistor gate dimensions are reduced and the supply voltage
10 remains constant, the lateral field generated in MOS devices increases.
11 As the electric field becomes strong enough, it gives rise to so-called
12 "hot-carrier" effects in MOS devices. This has become a significant
13 problem in NMOS devices with channel lengths smaller than 1.5 micron,
14 and in PMOS devices with sub-micron channel lengths.

15 High electric fields cause the electrons in the channel to gain
16 kinetic energy, with their energy distribution being shifted to a much
17 higher value than that of electrons which are in thermal equilibrium
18 within the lattice. The maximum electric field in a MOSFET device
19 occurs near the drain during saturated operation, with the hot electrons
20 thereby becoming hot near the drain edge of the channel. Such hot
21 electrons can cause adverse effects in the device.

22 First, those electrons that acquire greater than or equal to 1.5 eV
23 of energy can lose it via impact ionization, which generates electron-hole
24 pairs. The total number of electron-hole pairs generated by impact

ionization is exponentially dependent on the reciprocal of the electric field. In the extreme, this electron-hole pair generation can lead to a form of avalanche breakdown. Second, the hot holes and electrons can overcome the potential energy barrier between the silicon and the silicon dioxide, thereby causing hot carriers to become injected into the gate oxide. Each of these events brings about its own set of repercussions.

Device performance degradation from hot electron effects have been in the past reduced by a number of techniques. One technique is to reduce the voltage applied to the device, and thus decrease in the electric field. Further, the time the device is under the voltage stress can be shortened, for example, by using a lower duty cycle and clocked logic. Further, the density of trapping sites in the gate oxide can be reduced through the use of special processing techniques. Also, the use of lightly doped drains and other drain engineering design techniques can be utilized.

Further, it has been recognized that fluorine-based oxides can improve hot-carrier immunity by lifetime orders of magnitude. This improvement is understood to mainly be due to the presence of fluorine at the Si/SiO₂ interface reducing the number of strained Si/O bonds, as fewer sites are available for defect formation. Improvements at the Si/SiO₂ interface reduces junction leakage, charge trapping and interface trap generation. However, optimizing the process can be complicated. In addition, electron-trapping and poor leakage characteristics can make

1 such fluorine-doped oxides undesirable and provide a degree of
2 unpredictability in device operation. Use of fluorine across the entire
3 channel length has been reported in, a) K. Ohya et al., "Improvement
4 of SiO₂/Si Interface Properties by Fluorine Implantation"; and b) P.J.
5 Wright, et al., "The Effect of Fluorine On Gate Dielectric Properties".
6
7

8 SUMMARY OF THE INVENTION

9 In one implementation, a method of forming a transistor includes
10 forming a gate oxide layer over a semiconductive substrate. Chlorine
11 is provided within the gate oxide layer. A gate is formed proximate
12 the gate oxide layer. In another aspect, a gate and a gate oxide layer
13 are formed in overlapping relation, with the gate having opposing edges
14 and a center therebetween. At least one of chlorine or fluorine is
15 concentrated in the gate oxide layer within the overlap more proximate
16 at least one of the gate edges than the center. The center is
17 preferably substantially void of either fluorine or chlorine. In one
18 implementation, at least one of chlorine or fluorine is angled ion
19 implanted to beneath the edges of the gate. In another, sidewall
20 spacers are formed proximate the opposing lateral edges, with the
21 sidewall spacers comprising at least one of chlorine or fluorine. The
22 spacers are annealed at a temperature and for a time period effective
23 to diffuse the fluorine or chlorine from the spacers into the gate oxide
24

1 layer to beneath the gate. Transistors fabricated by such methods, and
2 other methods, are also contemplated.
3
4

5 BRIEF DESCRIPTION OF THE DRAWINGS

6 Preferred embodiments of the invention are described below with
7 reference to the following accompanying drawings.

8 Fig. 1 is a sectional view of a semiconductor wafer fragment in
9 accordance with the invention.

10 Fig. 2 is a sectional view of an alternate semiconductor wafer
11 fragment at one step of a method in accordance with the invention.

12 Fig. 3 is a view of the Fig. 2 wafer at a processing step
13 subsequent to that shown by Fig. 2.

14 Fig. 4 is a sectional view of another semiconductor wafer fragment
15 at an alternate processing step in accordance with the invention.

16 Fig. 5 is a view of the Fig. 4 wafer fragment at a processing
17 step subsequent to that depicted by Fig. 4.

18 Fig. 6 is a view of the Fig. 4 wafer fragment at a processing
19 step subsequent to that depicted by Fig. 5.

20 Fig. 7 is a view of the Fig. 4 wafer at an alternate processing
21 step to that depicted by Fig. 6.

22 Fig. 8 is a sectional view of another semiconductor wafer fragment
23 at another processing step in accordance with the invention.
24

1 Fig. 9 is a view of the Fig. 8 wafer at a processing step
2 subsequent to that depicted by Fig. 8.

3 Fig. 10 is a sectional view of still another embodiment wafer
4 fragment at a processing step in accordance with another aspect of the
5 invention.

6 7 8 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

9 This disclosure of the invention is submitted in furtherance of the
10 constitutional purposes of the U.S. Patent Laws "to promote the
11 progress of science and useful arts" (Article 1, Section 8).

12 A semiconductor wafer fragment in process is indicated in Fig. 1
13 with reference numeral 10. Such comprises a bulk semiconductive
14 substrate 12 which supports field oxide regions 14 and a gate oxide
15 layer 16. In the context of this document, the term "semiconductive
16 substrate" is defined to mean any construction comprising semiconductive
17 material, including, but not limited to, bulk semiconductive materials
18 such as a semiconductive wafer (either alone or in assemblies comprising
19 other materials thereon), and semiconductive material layers (either alone
20 or in assemblies comprising other materials). The term "substrate"
21 refers to any supporting structure, including, but not limited to, the
22 semiconductive substrates described above.

23 A gate structure 18 is formed proximate gate oxide 16, such as
24 in an overlapping relationship. A top gated construction is shown,

1 although bottom gated constructions could also be utilized. Gate
2 construction 18 is comprised of a first conductive material portion 20
3 (i.e., conductively doped polysilicon), and a higher conductive layer 22
4 (i.e., a silicide such as WSi_x). An insulating cap 24 is provided over
5 layer 22, with SiO_2 and Si_3N_4 being example materials. For purposes
6 of the continuing discussion, gate construction 18 defines opposing gate
7 edges 26 and 28, and a center 30 therebetween. The invention is
8 believed to have its greatest impact where the gate width between
9 edges 26 and 28 (i.e., the channel length) is 0.25 micron or less.

10 Chlorine is provided within gate oxide layer 16 as indicated in the
11 figure by the hash marks, and thus between semiconductive material of
12 substrate 12 and transistor gate 18. Chlorine can be provided before
13 or after formation of gate construction 18. For example, the chlorine
14 in layer 16 can be provided by gas diffusion, ion implantation or *in situ*
15 as initially deposited or formed. Preferred dopant concentration of the
16 chlorine within oxide layer 16 is from about 1×10^{19} atoms/cm³ to
17 about 1×10^{21} atoms/cm³. A source, a drain, and insulating sidewall
18 spacers over gate construction 18 can be provided. Chlorine based gate
19 oxides can improve hot-carrier immunity. The chlorine present at the
20 Si/SiO₂ interface reduces the number of strained Si/O bonds, as fewer
21 sites are available for defect formation. Improvements at the Si/SiO₂
22 interface will reduce junction leakage, the probability of charge trapping
23 and interface state generation, thus improving device characteristics.

654140" 22726260

1 A second embodiment is described with reference to Figs. 2
2 and 3. Like numerals from the first described embodiment are utilized
3 when appropriate, with differences being indicated by the suffix "b" or
4 with different numerals. Wafer fragment 10b ideally comprises a gate
5 oxide layer 16b which is initially provided to be essentially undoped with
6 chlorine. The Fig. 2 construction is subjected to angle ion implanting
7 (depicted with arrows 32) to implant at least one of chlorine or
8 fluorine into gate oxide layer 16b beneath edges 26 and 28 of gate 18.
9 A preferred angle for the implant is between from about 0.5° to about
10 10° from perpendicular to gate oxide layer 16b. An example energy
11 range is from 20 to 50 keV, with 50 keV being a preferred example.
12 An example implant species is SiF₃, to provide a fluorine dose of from
13 about 1 x 10¹⁵ atoms/cm² to about 3 x 10¹⁵ atoms/cm², with 2 x 10¹⁵
14 atoms/cm² being a specific example. The resultant preferred implanted
15 dopant concentration within layer 16b is from about 1 x 10¹⁹ atom/cm³
16 to about 1 x 10²¹ atoms/cm³.

17 The concentrated regions from such preferred processing will
18 extend inwardly within gate oxide layer 16b relative to gate edges 26
19 and 28 a preferred distance of from about 50 Angstroms to about
20 500 Angstroms. Such is exemplified in the Figures by boundaries 34.
21 In the physical product, such boundaries would not physically exist, but
22 rather the implant concentration would preferably appreciably drop off
23 over a very short distance of the channel length.
24

1 Annealing is preferably subsequently conducted to repair damage
2 to the gate oxide layer caused by the ion implantation. Example
3 conditions include exposure of the substrate to a temperature of from
4 700°C to 1000°C in an inert atmosphere such as N₂ at a pressure from
5 100 mTorr - 760 Torr for from about 20 minutes to 1 hour. Such can
6 be conducted as a dedicated anneal, or in conjunction with other wafer
7 processing whereby such conditions are provided. Such will also have
8 the effect of causing encroachment or diffusion of the implanted atoms
9 to provide barriers 34 to extend inwardly from edges 26 and 28
10 approximately from about 50 Angstroms to about 500 Angstroms.

11 Such provides but one example of doping and concentrating at
12 least one of chlorine or fluorine in the gate oxide layer within the
13 overlap region between the semiconductive material and the gate more
14 proximate the gate edges 26 and 28 than gate center 30. Such
15 preferably provides a pair of spaced and opposed concentration regions
16 in the gate oxide layer, with the area between the concentration regions
17 being substantially undoped with chlorine and fluorine. In the context
18 of this document, "substantially undoped" and "substantially void" means
19 having a concentration range of less than or equal to about 1×10^{16}
20 atoms/cm³.

21 Referring to Fig. 3, subsequent processing is illustrated whereby
22 insulative sidewall spacers 36 are formed over the gate edges. A
23 source region 38 and a drain region 40, as well as LDD regions 42,
24 are provided.

654740"22T26260

1 The Figs. 2-3 embodiment illustrated exemplary provision of
2 concentrated regions more proximate the gate edges by angle ion
3 implanting and subsequent anneal. Alternate processing is described
4 with other embodiments with reference to Figs. 4-10. A first alternate
5 embodiment is shown in Figs. 4-6, with like numerals from the first
6 described embodiment being utilized where appropriate, with differences
7 being indicated with the suffix "c" or with different numerals.

8 Wafer fragment 10c is shown at a processing step subsequent to
9 that depicted by Fig. 1 (however preferably with no chlorine provided
10 in the gate oxide layer). The gate oxide material of layer 16c is
11 etched substantially selective relative to silicon to remove oxide
12 thereover, as shown. A layer of oxide to be used for spacer formation
13 is thereafter deposited over substrate 12 and gate construction 18c.
14 Such is anisotropically etched to form insulative sidewall spacers 44
15 proximate opposing lateral edges 26 and 28 of gate 18. Preferably as
16 shown, such spacers are formed to cover less than all of the conductive
17 material of lateral edges 26 and 28 of gate 18. Further in this
18 depicted embodiment, such spacers 44 do not overlie any gate oxide
19 material over substrate 12, as such has been completely etched away.

20 Spacers 44 are provided to be doped with at least one of
21 chlorine or fluorine, with an example dopant concentration being
22 1×10^{21} atoms/cm³. Such doping could be provided in any of a
23 number of ways. For example, the deposited insulating layer from
24 which spacers 44 are formed, for example SiO₂, could be *in situ* doped

1 during its formation to provide the desired fluorine and/or chlorine
2 concentration. Alternately, such could be gas diffusion doped after
3 formation of such layer, either before or after the anisotropic etch to
4 form the spacers. Further alternately, and by way of example only, ion
5 implanting could be conducted to provide a desired dopant concentration
6 within spacers 44.

7 Referring to Fig. 5, spacers 44 are annealed at a temperature and
8 for a time period effective to diffuse the dopant fluorine or chlorine
9 from such spacers into gate oxide layer 16c beneath gate 18. Sample
10 annealing conditions are as described above with respect to repair of
11 ion implantation damage. Such can be conducted as a dedicated
12 anneal, or as a byproduct of subsequent wafer processing wherein such
13 conditions are inherently provided. Such provides the illustrated
14 concentration regions 46 proximate lateral edges 26 and 28 with gate
15 oxide material therebetween preferably being substantially undoped with
16 either chlorine or fluorine.

17 Referring to Fig. 6, another layer of insulating material (i.e.,
18 silicon nitride or silicon dioxide) is deposited over gate 18 and sidewall
19 spacers 44. Such is anisotropically etched to form spacers 48 about
20 spacers 44 and gate construction 18. Preferably, such spacer 48
21 formation occurs after annealing to cause effective diffusion doping from
22 spacers 44 into gate oxide layer 16c.

23 Alternate processing with respect to Fig. 5 is shown in Fig. 7.
24 Like numerals from the first described embodiment are utilized where

appropriate with differences being indicated with the suffix "d". Here in a wafer fragment 10d, doped spacers 44 have been stripped from the substrate prior to provision of spacers 48. Accordingly, diffusion doping of chlorine or fluorine from spacers 44 would be conducted prior to such stripping in this embodiment. The Fig. 7 processing is believed to be preferred to that of Fig. 6, such that the chlorine or fluorine dopant atoms won't have any adverse effect on later or other processing steps in ultimate device operation or fabrication. For example, chlorine and fluorine may not be desired in the preferred polysilicon material of the gate.

A next alternate embodiment is described with reference to Figs. 8 and 9. Like numerals from the first described embodiment are utilized where appropriate, with differences being indicated with the suffix "e" or with different numerals. Fig. 8 illustrates a wafer fragment 10e which is similar to that depicted by Fig. 4 with the exception that gate oxide layer 16e has not been stripped or etched laterally outward of gate edges 26 and 28 prior to spacer 44e formation. Accordingly in such embodiment, spacers 44e are formed to overlie gate oxide layer 16e.

Referring to Fig. 9, such spacers are subjected to appropriate annealing conditions as described above to cause diffusion doping of the chlorine or fluorine into the gate oxide layer 16e and beneath gate 18 from laterally outward of gate edges 26 and 28. This embodiment is not believed to be as preferred as those depicted by Figs. 4-7, in that

the dopant must diffuse both initially downwardly into gate oxide layer 16 and then laterally to beneath gate edges 26 and 28.

Yet another alternate embodiment is described with reference to Fig. 10. Like numerals from the first described embodiment are utilized where appropriate, with differences being indicated with the suffix "f". Fig. 10 is similar to the Figs. 8-9 embodiment. However, gate oxide layer 16f is etched only partially into laterally outward of gate edges 26 and 28, thus reducing its thickness. Chlorine and/or fluorine doped spacers 44f are subsequently formed as described above. A diffusion annealing is then conducted. In comparison to the Fig. 8 embodiment, the Fig. 10 embodiment provides a portion of gate oxide layer 16f to be laterally outwardly exposed, such that dopant diffusion to beneath gate edges 26 and 28 is facilitated.

Provision of fluorine and/or chlorine at the edges, with a central region therebetween being substantially void of same, reduces or eliminates any adverse affect chlorine and/or fluorine would have at the center of the gate where hot electron carrier effects are not as prominent.

The above-described embodiments preferably place doped chlorine or fluorine proximate both gate edges 26 and 28 within the respective gate oxide layers. Alternately, such greater concentration could be provided proximate only one of the gate edges, such as the drain edge where the hot carrier effects are most problematic.

1 In compliance with the statute, the invention has been described
2 in language more or less specific as to structural and methodical
3 features. It is to be understood, however, that the invention is not
4 limited to the specific features shown and described, since the means
5 herein disclosed comprise preferred forms of putting the invention into
6 effect. The invention is, therefore, claimed in any of its forms or
7 modifications within the proper scope of the appended claims
8 appropriately interpreted in accordance with the doctrine of equivalents.
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24